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1. Introduction 
Polycrystalline silicon (poly-Si) nanowires have been 
used as a building block for Coulomb-blockade (CB) 
devices. In these structures, individual silicon grains and 
grain boundaries (GBs) act as an electron charging island 
and a tunnel junction (TJ), respectively, and device 
operation has been reported for structures with less than a 
few nanometer grain sizes even at room temperature[1]. 
However, the properties of the GBs as TJs have not been 
studied in detail, and there has been no clear guideline to 
improve the GB-TJs for high temperature device operation. 
We have recently reported a point-contact single-electron 
transistor (PC-SET) structure where both length and width 
of the channel are as small as the grain size in order to 
investigate electron transport properties via a few GBs. We 
have shown that the effective potential barrier height VB of 
the GBs ranges from 30 meV to 80 meV for as-deposited 
poly-Si [2]. In this work, we have investigated the 
relationship between properties of GB-TJs and the CB 
characteristics of the PC-SETs. 
  
2. Fabrication of PC-SETs 
We used a 50-nm-thick poly-Si film to fabricate 
PC-SETs. The poly-Si film was prepared by 
solid-phase-crystallization after P
+ implantation at 20 keV, 
3x10
14 cm
-2 as described in [2]. PC channel structures with 
two side gates were patterned on the poly-Si film layer with 
e-beam lithography. The channel dimensions were designed 
to be from 30 nm to 50 nm as shown in the inset of Fig. 1. 
Half of the PC-SETs were then oxidized at 1000 
oC for 15 
minutes. Scanning electron microscope (SEM) image of the 
Secco etched poly-Si film before oxidation is shown in Fig. 
1, indicating that the grain size ranges from 20 nm to 150 
nm. 
  
3. CB properties of oxidized PC-SETs 
As we reported previously [2],  the as-deposited 
PC-SETs revealed nonlinear Ids-Vds characteristics for 
about 1/3 of the fabricated devices. However, no CB 
oscillation was observed at a temperature above 4.2 K. In 
contract, the CB oscillations were observed for about 60 % 
of the oxidized PC-SETs although the CB oscillatory 
behavior varies largely among the devices. 
Two typical Ids-Vds characteristics and CB oscillations of 
the oxidized PC-SETs are shown in Figs. 2 and 3, 
respectively. Device A has much lower Coulomb gap and a 
shorter conductance oscillation period than those for 
Device B. It is apparent that size of the silicon grain 
responsible for the CB oscillation of Device B is much 
smaller than that of Device A. It should be noted that 
Device B has large zero-current CB region which is not 
clear in the Device A. The CB oscillation persisted up to 
about 40K in Device B. 
Figure 4 shows the distributions of the GB potential 
barrier height qVB obtained for the PC-SETs with and 
without oxidation. qVB was extracted from the temperature 
dependence of resistivity at room temperature as described 
in [2]. The oxidation induces the increase of the average 
qVB by about 5 meV although the change in the qVB 
distribution is not significant. Nevertheless, the electrical 
characteristics changed after oxidation as shown by the CB 
oscillation, indicating that the GB tunnel barrier has been 
converted to oxide. As the oxidation of silicon at high 
temperature is limited by oxygen atom diffusion through 
GBs from device surfaces, the silicon oxide is expected to 
be sub-oxide, SiOx with x<<2. The extracted qVB is 
therefore supposed to show a band-offset between the SiOx 
and the crystalline silicon grains that is much smaller than 
that for the SiO2/silicon interface. In fact, a larger qVB of 
more than 300 meV was also obtained for optimized 
oxidation condition: oxidized at a temperature less than 750 
oC followed by annealing at 1000 
oC. 
Table 1 summarizes the Coulomb gap VT, GB potential 
barrier height qVB and tunnel resistance RT derived from 
Device A and Device B. It shows that the ON/OFF ratio of 
Device B is much higher than that for Device A as both 
larger VB and  RT. This means that the larger RT is 
responsible mainly for the improved ON/OFF ratio. If there 
exists two TJs in the channel, the tunnel resistance per TJ 
for Device A is estimated to be about only 4RQ (RQ=26 kΩ) 
from the RT of 190 kΩ (see Tab. 1). This is not large 
enough to achieve good electron confinement. Assuming a 
rectangular potential for a TJ, RT is approximately given by 
the tunnel barrier height VB and thickness d as [4] 
( ) B T 2 exp V d V R B ∝ . 
Provided  d is same value for Device A and B, RT for 
Device B would be about eight times larger than that for 
Device A. However, RT extracted for Device B is smaller 
than this theoretical estimate. This fact indicates that d is 
not uniform among GBs, and d for Device B is larger than 
that for Device A. In fact, we have observed by using 
high-resolution TEM that d varies locally in the poly-Si 
film. 
  
4. Conclusion 
  We have shown that the oxidation process of poly-Si 
PC-SETs results in the increase in both the barrier height 
and tunnel resistance of GBs, leading to appearance of CB 
effects. We have discussed conversion of the GBs to silicon sub-oxide tunnel barriers as a possible cause. More precise 
control of the oxidized GB-TJ properties remains as a 
future issue to achieve uniform poly-Si SET operation. 
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Fig. 1. Scanning electron microscope (SEM) image of 
as-prepared poly-Si film. The inset shows SEM image of a 
point-contact single-electron transistor (PC-SET) fabricated 
before oxidation process. The film thickness of poly-Si should 
be reduced to be about 18 nm after oxidation as reported in ref. 
3. 
Fig. 4. Distribution of grain boundary potential barrier height 
qVB for the devices with/without oxidation. qVB are derived 
from temperature dependences of conductance around room 
temperature. 
Fig. 3. Coulomb-blockade (CB) conductance oscillation for 
Device A and Device B. Device A was measured at 4.2 K and 
Device B was measured at 9.0 K 
Fig. 2. Source-to-drain current-voltage (Ids-Vds) characteristics 
of oxidized PC-SETs with varying side-gate bias (Vgs). Device 
A was measured at 4.2K and Device B was measured at 9.0K. 
Each curve is shifted properly. 
 
Table 1. Summary of oxidized PC-SETs property. ON/OFF ratio 
are defined as peak-to-valley ratio of Ids-Vgs characteristics at 
Vds=2 meV and Oscillation periods are extracted by using Fast 
Fourier Transform (FFT). 
qVB (meV) 
T
h
e
 
n
u
m
b
e
r
 
o
f
 
d
e
v
i
c
e
 